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Abstract—This paper presents an extended model for the
CMOS-based Ion-Sensitive-Field-Effect-Transistor (ISFET), in-
corporating design parameters associated with the physical
geometry of the device. This can, for the first time, provide a
good match between calculated and measured characteristics by
taking into account the effects of non-idealities such as threshold
voltage variation and sensor noise. The model is evaluated
through a number of devices with varying design parameters
(chemical sensing area and MOSFET dimensions) fabricated in
a commercially-available 0.35µm CMOS technology. Threshold
voltage, subthreshold slope, chemical sensitivity, drift and noise
were measured and compared to the simulated results. The
first and second order effects are analysed in detail and it is
shown that the sensors’ performance was in agreement with the
proposed model.
Index Terms—ISFET, CMOS, geometry, drift, noise, chemical
sensor, threshold voltage, subthreshold slope, passivation capac-
itance
I. INTRODUCTION
THE Ion-Sensitive-Field-Effect-Transistor (ISFET) wasfirst introduced by Bergveld in the 1970s [1] and since
then has been used widely in numerous sensing applications
[2]–[4]. In recent years, the ISFET has been implemented
in commercially-available CMOS technologies [3], [5]. Im-
plementation in CMOS is highly desirable due to the ad-
vantages of significantly reduced manufacturing complexity
and therefore cost, as well as the option for integration, i.e
together with instrumentation or in large sensor arrays [4],
[6]. However CMOS based ISFETs suffer from a number
of non-ideal characteristics [3], [7]–[9], such as threshold
voltage variation, drift and noise. In recent years there has
been increasing interest in investigating the source of these
effects and although the fundamental underlying mechanisms
are understood, there has been little effort in characterizing and
minimizing these [7], [9], [10]. Furthermore, although ISFETs
have been fabricated in CMOS for a variety of physical
geometries [5], [7], [11], [12], it has not yet been reported
how design dimensions impact sensor characteristics. This is
a key challenge in designing chemical sensors with reduced
dimensions, which are particularly useful in applications such
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as large-scale, highly-integrated chemical sensor arrays [4],
[6].
In this paper we present an extended model for CMOS-
based ISFETs to include both the first order effects, (i.e.
intrinsic dimension-related characteristics) and second order
effects, (i.e. non-linear characteristics). By focusing on the
effect of varying the design parameters (i.e physical dimen-
sions) a capacitance-based model is derived which includes all
capacitive structures, the values of which are directly related
to physical dimensions. Based on this, threshold voltage,
subthreshold slope, chemical transconductance, drift and noise
are analyzed to establish a extended model for CMOS ISFETs.
A test chip, including six specific devices with varying core-
MOSFET (W/L) and the chemical sensing area (Wc/Lc) has
been prototyped to evaluate this model. The measured results
demonstrated a good agreement between the proposed model
and the performance of fabricated sensors.
The paper is organized as follows: Section II proposes the
extended CMOS ISFET model incorporating all the design
parameters, while Section III explains the research method-
ology and the sensors implementation. Section IV presents
measured results with detailed discussion on both the first
and the second order effects. Finally Section V concludes this
study and indicates how this model can aid sensor and readout
circuit design with reduced calibration effort.
II. AN EXTENDED CMOS ISFET MODEL
A. Overview
Traditionally, ISFETs devices have been fabricated as MOS-
FET devices with the gate metal and oxide being replaced
by an insulating sensing membrane [1]. CMOS ISFETs are
fabricated by extension (i.e. electrical connection) of the MOS-
FET poly-silicon gate (IPG) to the top metal layer [3], [5],
utilizing the intrinsic passivation as the sensing membrane, as
illustrated in Fig. 1. Compared to an intrinsic MOSFET device,
a CMOS-ISFET is essentially a floating-gate MOSFET with
one floating remote gate voltage influenced by the reference
voltage and electrochemical potential. Therefore in a similar
manner to the MOSFET model, the drain current of the
ISFETs can be represented as a function of the floating gate
voltage VFG and design dimensions [10]. VFG is modulated
by the chemical potential Vchem and the voltage bias applied
on the reference electrode. Vchem is a combination of the
potential drop between the interface and pH induced potential,
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Fig. 1: CMOS ISFET structure.
as given in [3]. Since the potential of the reference electrode
must remain constant with varying pH, the potential across the
electrolyte-insulator is the only value influenced by change in
pH [3].
The chemical gate voltage, and the electrical terminal
voltages are coupled to IPG via different series of capaci-
tors. These capacitors exhibit non-linear effect on the overall
sensor performance such as variation of capacitance [12]
and trapped charge [13], [14]. Among them, passivation
capacitance (Cpass) is of great importance, it couples the
chemical potential and then influence sensor chemical re-
sponse directly. In [10], a basic CMOS ISFET model based
on passivation capacitance for weak inversion was proposed
illustrating transconductance efficiency reduction compared to
the corresponding MOSFET characteristic. In this work, we
develop a more complete model that focuses on the impact
of the stacked capacitance on the sensor characteristics and
the relationship between capacitance and design dimensions
(W/L and Wc/Lc).
Fig. 2 illustrates the proposed model that incorporates the
various capacitances including trapped charge to analyze the
electrical performance of the devices. The parameters are
detailed in Appendix A. This model includes both the intrinsic
and parasitic capacitors and provides a clear relationship
between biasing voltage and floating gate voltage. We inten-
tionally omit the parasitic capacitance seen from either floating
gate or passivation to the channel, since this capacitance is
relatively small compared to the gate-oxide capacitance and is
therefore negligible. The faradaic impedance of the electrolyte
and reference electrode is also neglected in this model, since
they have negligible effect on the electrical performance of
the devices. Parasitic capacitances coupled to the floating gate
include two parts: overlap capacitance within the transistor,
and extrinsic parasitics caused by extended metal gate(EMG).
The first value is embedded within the MOSFET model, while
the second term can be extracted by either simulation tools
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Fig. 2: CMOS ISFET stack capacitors model
or experiments [15]. At the passivation node the parasitic
capacitances can be estimated by the simple parallel plate
capacitor model, resulting in a relatively smaller than the
chemical capacitance CGouy and CHelm [10], [16].
When modelling the passivation capacitance of an ISFET,
a simple parallel plate capacitance model is not sufficient,
since the corresponding fringing fields are considerably large
due to the large metal to dielectric thickness ratio. Detailed
analytical derivation is beyond the scope of this paper. Instead,
we used a finite element analysis tool (Ansoft Maxwell 3D)
[17] to simulate a simple chemical sensing area model, using
SiO2 and Si3N4 as the dielectric medium and two aluminium
plates as the electrodes, representing the floating metal and
electrolyte. Depending on the FEA (Finite Element Analysis)
results, the passivation capacitance for a common CMOS
technology with SiO2 and SixNy as passivation layer can
be simplified to:
Cpass =CSiO2 + CSixNy
=
εSiO2εSixNy
εSiO2dSixNy + εSixNydSiO2
(WcLc)
β (1)
Where εSiO2 and εSixNy are the dielectric constant, d is the
thickness for corresponding layers and β is the chemical area
scaling factor due to non-linear effect such as the fringing field.
Therefore, the drain current of ISFETs can be represented by a
function of design dimensions, biasing, ion concentration (i.e.
pH in this paper) and ISFET threshold voltage:
ID = f(W,L,WC , LC , VD, VS , VB , Vref , pH, VthISFET )
(2)
In order to incorporate the sensors into a measurement system,
the threshold voltage, transconductance, drift and noise are
required for readout or calibration circuits design, and will be
discussed in the following sections.
B. Threshold Voltage
The ISFET threshold voltage VthISFET is defined as the
remote gate to the source voltage required for turning on the
underlying transistor. This value, however, commonly exhibits
a non-pH related large threshold voltage variation [3], [10].
This can prevent its operation when standard supply voltages
are used, in addition to limiting output resolution and accuracy.
Reasons for this effect are reported to be due to trapped charge
either within the passivation layer and/or the EMG connected
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For the passivation:
Cpass(VFG −Vpass) +Cchem(Vref +Vchem −Vpass) +Cps(VS −Vpass) +Cpb(VB −Vpass) +Cpd(VD −Vpass) +Cpsub(Vsub −Vpass) = QTCp (3)
QTCp is the trapped charge within the passivation; Vpass is the potential drop across the passivation layer; Vref is the reference voltage in bulk solution
and Vsub is the substrate voltage.
For the floating gate:
Cpass(Vpass − VFG) + Cfgs(VS − VFG) + Cfgd(VD − VFG) + Cfgb(VB − VFG) + Cfgsub(Vsub − VFG) + Cox(ψsa − VFG) = QTCfg (4)
QTCfg is the trapped charge within the floating gate; ψsa is the surface potential of the channel.
VFG = [(Cchem(Vref + Vchem) +
∑
CiVi +QTCp)
Cpass
CTp
+
∑
CjVj +QTCfg]
CTp
CTpCTfg − C2pass
(5)
Vth−ISFET =
Vth−MOSFETCTfgCTCp
CchemCpass︸ ︷︷ ︸
MOSVth contribution
+
(V sCTfg −
∑
CjVj)
CTCp
Cpass
−∑CiVi
Cchem︸ ︷︷ ︸
Parastic contribution
−
QTCfg
CTCp
Cpass
+QTCp
Cchem︸ ︷︷ ︸
Trapped charge contribution
+ κ︸︷︷︸
Chemical contribution
(6)
to the IPG [11]. UV irradiation [18] and hot electron injection
[11] have been used to remove this and thus reduce any
threshold mismatch.
In order to determine the origin of the threshold voltage
variation, charge equilibrium is established on the floating
nodes (both the floating gate and passivation), as described
in equations (3) and (4), then the floating gate voltage of the
device was derived, shown in Eq. (5). The floating gate voltage
VFG and threshold voltage for the MOSFET Vth, as described
in [19], can be combined to form Eq. (6). It should be noted
that the pH-related term is accounted for in κ, which contains
Vchem and Cchem [20], [21]. In this section only the first
order DC characteristics are considered and therefore it can
be assumed that κ and Cchem are constant.
From Eq. (6), it can be seen that the four factors influencing
the threshold voltage of the device are: the intrinsic Vth of
the MOSFET enhanced by the capacitance ratio, the parasitic
effect of constant biasing due to floating gate nodes, the
trapped charge within both the floating gate stack and the
passivation; the chemical related constant κ. Simulated results
using the proposed model with a sensor dimension of 10 µm
× 10 µm are shown in Fig. 3. It can be found that for large
chemical area and terminal voltages, the VthISFET increases
non-linearly.
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Fig. 3: Threshold voltage simulation results. The solid lines
show Vth change with regards to VD and chemical dimensions,
when VS=3.3V for a 10µm × 10µm electrical area.
C. Transconductance and Subthreshold slope
Due to the existence of passivation capacitance, the
transconductance of ISFETs seen referring to the remote gate
are scaled down compared to MOSFETs with identical design
dimensions. By combining Eq. (5) and transconductance in
saturation for MOSFET [19], the transconductance of ISFET
can be derived as:
gmISFET = k
′ CchemCpass
CTpCTfg − C2pass
W
L
(7)
By assuming that the depletion capacitance remains constant in
deep weak inversion, the subthreshold slope can be represented
by:
Sub slope =
dVGS
d(log IDS)
=
dVGS
dVpass
dVpass
dVFG
dVFG
d(log IDS)
= 2.3nUt(
CTp
Cchem
+
Cpass
Cchem
Cpass
CTfg
)
CTfg
Cpass
(8)
D. Chemical Transconductance
In addition to electrical transconductance reduction, the
chemical transconductance is scaled compared to custom IS-
FET sensors [22], which is given by:
gpH = 2.3αVtk
′ CchemCpass
CTpCTfg − C2pass
W
L
(9)
where α is the scaling factor due to double layer model [16].
This value indicates a non-linear reduction effect between
the chemical transconductance of CMOS ISFETs and custom
made ISFETs .
E. Drift and Noise
Due to the poor quality of the passivation layer as sensing
membrane, CMOS-based ISFETs suffer from many non-ideal
effects, including: drift, noise and temperature instability. The
drift mechanism has been described as the dispersive trans-
portation [9], also combined with other effects, such as leakage
across the reference electrode [8]. In general, the variation
of the surface hydrated layer thickness changes the effective
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thickness of the passivation, hereby altering the potential drop
across the insulator:
∆VG(t) = −
(
εins − εSL
εinsεSL
)
χSL(t)
∑
Q (10)
where
∑
Q is both intrinsic and trapped charge in this
structure, εins and εSL are the dielectric constants of pH
sensing membrane and modified layer respectively, while χSL
represents the depth change of this layer. This change is
essentially applied at the remote gate, which can be combined
with Eq.(7), causing long term sensors output drift.
Although ISFET thermal noise is present in a wide spec-
trum, within the chemical signal spectrum, the flicker-like
noise dominates and alias slow chemical response. Low fre-
quency noise is studied in [7], [8], [23], in which a 1/f noise
pattern was found when the gate leakage is lower than 1nA.
It was stated that the measured noise indicates the intrinsic
MOSFET noise, provided the gate leakage through the refer-
ence electrode was minimal [8]. Moreover, it is believed that
the ISFET has similar noise power compared to the MOSFET
flicker noise [8].
In similar fashion to CMOS MOSFETs, we propose that
ISFETs flicker-like noise is due to both intrinsic channel flicker
noise and chemical noise:
V 2n (ISFET ) = V
2
n (MOSFET ) + V
2
n (Chem)
= (
CTfg
Cpass
)2
Kf
WLC ′oxf
+
K
f
(11)
Where K is the chemical related effect due to long-term
electrode degradation and surface chemical noise. A qualitative
study is provided in section IV.
III. METHODOLOGY
In order to evaluate the proposed model, a series of CMOS
ISFETs with varying transistor channel size and chemical
sensing area need to be fabricated and measured. Since the
passivation capacitance is the essential parameter, Eq. (1)
can be evaluated by Cpass calculated by the subthreshold
slope using Eq. (8), whilst the parasitic and gate insulator
capacitance are either simulated or measured from fabricated
devices. The threshold voltage of individual sensors can then
be derived using the proposed model and compared against the
measured results. Evaluation of drift and noise characteristics
can be performed by long-term measurement. Furthermore
MOSFETs of comparable same electrical dimension need to be
fabricated on-site to provide an authoritative comparison with
the traditional MOSFET model. The two following subsections
detail the methodology with respect to the sensor development
and experimental setup.
A. Sensor Implementation
All ISFET devices presented in this paper have been fab-
ricated in a commercially available 0.35µm 2P3M CMOS
technology. P-type MOSFETs have served as the core devices
for all ISFETs for establishing a VSB = 0 to minimize
any body-effects. A continuous metal stack has been used to
couple the IPG to the top metal layer [5]. The passivation
layer of this technology, consisting of SiO2 and SixNy , was
used to sense pH Eq.(2) with total thickness of 2 2µm. For
characterization purposes, all the bulk and source terminals
were tied together in a common source terminal. This scheme
has been employed since the drain current is the only quantity
requiring investigation.
Two sets of electrical dimensions and three sets of chemical
dimensions have been used, resulting in a total of six different
combinations. To distinguish between the various sensors,
the devices were labelled as shown in Table I. Fig. 4 is a
the microphotograph of the fabricated sensors with Fig. 4.b
showing the cross section. The pitch between adjacent sensors
has been set to twice the chemical dimension to minimize any
crosstalk. MOSFETs of identical dimensions have also been
fabricated on the same die.
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Fig. 4: Microphotograph of Chip layout
TABLE I: ISFETs dimension and name coding
Electrical W×L ISFET devices short names MOS
100 × 1µm2 D1 1 D1 2 D1 3 PMOS 1
10× 10µm2 D2 1 D2 2 D2 3 PMOS 2
Chemical Wc × Lc µm2 10× 10 100 × 10 100 × 100 N/A
Experimental setup
After fabrication, the chips were directly mounted onto a
printed circuit board (PCB), wire-bonded and encapsulated
[24] with the sensing areas clearly exposed. Both the drain
and common source of the sensors were connected to a
semiconductor characterization system (SCS) Keithley 4200,
and ESD protection was provided by using a source measure
unit (SMU) Keithley 2602. During the test, the packaged
sensors were immersed into electrolytes of known pH values.
An Ag/AgCl reference electrode was used as the remote gate,
providing the gate reference voltage through the electrolyte.
A calibrated pH meter was also immersed into the electrolyte
alongside the DUT (Device Under Test) to monitor the pH
change for comparison against the ISFETs results. A magnetic
stirrer was used to ensure a uniform distribution of ions in the
liquid. The entire experimental setup was enclosed within a
Faraday cage, to shield environmental electrical noise. The
temperature of the electrolyte during the experiments was
maintained at T=27◦C.
IV. RESULTS AND VALIDATION OF THE MODEL
A. Overview
The overall electrical functionality of the ISFETs is proved
by ID − VGS sweep, which are shown in Fig. 5a and 5b,
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with the corresponding MOSFET devices as references. The
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Fig. 5: ID/VGS curves for CMOS ISFETs of different chemical
sensing area with underlying electrical a. W/L=100/1µm and
b.W/L=10/10µm
relevant chemical responses are shown in Fig. 6, in which the
ISFET output current tracks the pH change continuously. The
overall chemical responses referred to the gate voltage are also
listed in Table II.
TABLE II: ISFETs pH sensitivity
Electrical
(W×L)
Average chemical sensitivity
(mV/pH) Total
100 × 1µm2 33.58 52.77 33.33 µ=35.57
10 ×10µm2 26.95 34.12 42.59 σ=14.04
Wc × Lc µm2 10× 10 100 × 10 100 × 100
B. First order effects
1) Subthreshold slope: The subthreshold slope can be ex-
tracted from the IV sweep, which are listed in Table. III.
What can be observed is that the subthreshold slopes of the
ISFET devices are much larger than those of the corresponding
MOSFETs. Additionally these values are observed to be
inversely proportional to the chemical sensing areas.
TABLE III: Sub-threshold slopes of ISFETs and corresponding
MOSFETs
Electrical W×L ISFET devices subthreshold slope MOSFET
100 × 1µm2 2.003 0.343 0.160 0.079
10× 10µm2 1.248 0.289 0.400 0.079
Wc × Lc µm2 10× 10 100 × 10 100 × 100 N/A
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Fig. 6: ISFET pH response. Shown are: (a) ISFET output
versus pH in time domain and (b) ISFETs pH sensitivity
extracted from linear fitting.
2) Passivation capacitance: By using Eq. (8), the passiva-
tion capacitance, based on measured results, is calculated and
illustrated in Fig. 7 for an increasing chemical area. Simulated
results using Eq. (1) and FEA tool are shown in the same graph
as a reference. The geometric parameters used in FEA tool are
identical as the physical dimension of the sensors.
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Fig. 7: Extracted passivation capacitance
Using a polynomial fit to the experimental data, this in-
dicates that the effective capacitance increases by chemical
area by a power of 0.7. This is in agreement with FEA
simulated results. The only discrepancy was a shift in absolute
capacitance. Possible reasons include inaccurate estimation of
the dielectric medium thickness (due to the surface abrasion
during chemical mechanical polishing) and/or parasitics omit-
ted from the previous assumption. Moreover, the included
parasitic capacitance coupled to the floating gate can be much
bigger than the EDA simulated results.
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3) Threshold voltage: Using the constant current method
described in [25], the threshold voltages of the devices were
extracted. The same method was also used for the intrinsic
MOSFET devices, whose Vth was consistent with the simula-
tion results based on the BSIM 3v3 model [26]. The current
limit to detect threshold voltage is 1µA for 100µm × 1µm
electrical dimensions and 100nA for 10µm × 10µm devices.
Fig. 8 exhibits the distribution of threshold voltage of
all the fabricated sensors when exposed to a pH7 buffer.
The threshold voltages were found to be distributed across
a broad range of -14V to +8V, without any obvious statistical
correlation. This is believed due to trapped charge and parasitic
effect shown in Eq.(6). For comparison, the corresponding
MOSFET devices exhibited consistent threshold voltage of
around 0.6V with small deviation (standard expected mis-
match). Fig. 9 compares measured results (solid dots) with
4
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-14 -6 -2 2 6 10-10
0
Co
un
ts
MOSFETISFET
Fig. 8: Variation of threshold voltage of characterized CMOS
ISFETs compared to their MOSFET counterparts.
calculated threshold voltage (dashed area) using the proposed
model, in which a fairly good compliance can be found. The
dashed area also illustrates the trapped charge error, which
will be discussed under the second order effects section.
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Fig. 9: Threshold voltage range versus chemical area
4) Drift and noise: It was found that the drift of CMOS-
based ISFETs had a negligible dimensional relationship to
the physical dimensions. The drift distribution and average
drift are illustrated in Fig. 10, with the red line indicating
the corresponding MOSFETs. It is evident that the drift of
ISFETs is distributed from 1.5mV to 8.5mV per hour (with
average results of 5.8mV/hr). This is at least 3 times larger than
the corresponding MOSFETs (which had 0.2mV/2000sec).
The trend of ISFETs drift exhibited a relaxed-exponential
characteristic, which is in accordance with Eq. (10).
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Fig. 10: Long term drift of ISFETs and MOSFETs fabricated
on the same process.
Fig. 11 illustrates the low frequency noise, where the
dashed line indicates the simulation results of corresponding
MOSFETs, and the solid line illustrates the measured results of
MOSFETs fabricated on the same die. The scattered dots show
the measured low frequency noise, with red dots indicating
the average value and grey area for the noise distribution.
It was found that the measured MOSFET noise is 1 order
of magnitude larger than simulation results. This can be
attributed to the localized temperature drift and measurement
system noise. This noise level is considered to be the baseline
of this measurement system. There can be seen no clear
relationship between noise magnitude and chemical sensing
area within the devices tested. Therefore, according to the
Eq. (11), the chemical flicker-like noise dominates within
the tested spectrum. From empirical observation throughout
our specimens, we estimate K=1nV 2Hz severing as possible
detection limit of ISFETs measurement limit, as well as the
average exhibited noise floor. This confines that applications
requiring measurement accuracy of 5mV/hr or lower can
indeed be very challenging.
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10 -2 Estimated low frequency noise region for ISFET
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/
Hz
)
1/f
No
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Fig. 11: Low frequency noise of ISFETs with identical elec-
trical area.
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C. Second order effects
This paper has largely focused on the first order effects,
while non-ideal factors are also considered and included in
the proposed model. This final section discussed second order
effect with comparison to the experiment’s results.
1) Chemical capacitance: The chemical capacitance, in-
cluding double layer capacitance and Faradic impedance is
not directly related to the design parameters. However, in
low frequency spectrum, where most chemical reaction taking
place, the Warburg capacitance effect in the proposed model
is negligible [27]. According to [28], the chemical capacitance
Cchem including Helm capacitance CHelm (the double plate
capacitance) and Gouy capacitance CGouy , (the double layer
distribution capacitance) is approximately 1pF/µm2. Consid-
ering Cps+Cpd+Cpsub as a parallel plate capacitor, from top
passivation to the substrate, the chemical capacitance is at least
3 orders of magnitude larger than the sum of all other parasitic
capacitances. Therefore, it has negligible effect in Eq. (7), (8),
and (6).
2) Trapped charge: There are two possible mechanisms of
trapping: floating gate charge, and dielectric trapped charge
on the passivation. In the floating gate it is caused by residual
electrons during fabrication [29], giving an offset VthFGMOS
of a several hundred mili-volts [30]. In the passivation QTCp
is due to intrinsic dangling bonds within SixNy , buried site or
surface defects caused by extrinsic dangling bonds [31], [18].
From Eq. (6), and [30], the estimated ISFET Vth variation
caused by floating gate trapped charge is illustrated by the
shadowed area in Fig. 9. This demonstrates that devices with
a small chemical area exhibit offsets of up to 2 Volts. This
can be reduced to a negligible level simply by increasing the
chemical area.
However, compared to the deviation in the measurement,
for larger chemical areas, QTCp is the more dominant, as
the measurement deviation becomes 10 times larger than the
estimation. This demonstrates that the effect of trapped charge
within the passivation layer can be equivalent or even higher
than the effect of trapped charge in the EMG.
V. CONCLUSION
This paper has, for the first time, presented a model for
CMOS-based ISFET sensors that incorporates physical design
geometry. It has been shown that this model can be used
to provide a measure for non-ideal effects such as threshold
voltage variation, drift and noise. This model has been verified
by testing a number of CMOS-based ISFETs with varying the
electrical (W/L) and chemical sensing area (Wc/Lc). Mea-
sured results show that the sensors do exhibit an inversion re-
gion and chemical sensitivity as expected, however, with lower
transconductance and sub-threshold slopes when compared
to their MOSFET counterparts. The passivation capacitance
(extracted from the sub-threshold slope) is in a good agreement
with simulation results. Threshold voltage extracted from
measured results were in accordance with simulated results
with reasonable error due to trapped charge. The measured
drift varied from 1µV/sec to 4µV/sec and was at least 3
orders of magnitude larger than those for the corresponding
MOSFETs. The low-frequency noise magnitude in the devices
has been found to be one order of magnitude larger than those
of the intrinsic MOSFETs. Using the model, an empirically-
derived value for the chemical noise is estimated, providing
the minimum noise level for fabricated CMOS ISFETs.
Second order effects such as chemical capacitance and
trapped charge influence have also been discussed. By com-
paring the calculated VthISFET offset, it has been determined
that for devices with smaller chemical dimension, the floating
gate charge dominates the offset, where in larger devices, the
surface dielectric trapped charge is more dominant. By using
this model, a design compromise can be made to dramat-
ically reduce sensors offsets and errors. Moreover, a good
estimation of threshold voltage, transconductance, and noise
can be derived, which eases the design specification for on-
chip calibration circuits, but also determines the measurement
limit for specific ISFET sensors.
APPENDIX
TABLE IV: Table of Parameters
Design and biasing parameters
W/L MOSFET channel width and length
Wc/Lc Chemical area dimension(top metal width and length)
VFG Floating gate voltage of metal stacks
VS , VD, VB Source, Drain, Bulk voltage of transistor
Vsub Substrate voltage of the chip
Chemical parameters
CHelm Helm capacitance of intrinsic MOSFET
CGouy Gouy distribution capacitance of intrinsic MOSFET
Cchem CHelm + CGouy
κ Chemical constant with constant pH
First order effects related parameters
ψsa Surface potential of the channel
VthISFET ISFET threshold voltage
ID ISFET drain current
Cd Depletion capacitance of MOSFET
Cox Gate dioxide capacitance of MOSFET
Cpass Passivation capacitance of sensing membrane
Cps Passivation to source parasitic capacitance
Cpd Passivation to drain parasitic capacitance
Cpb Passivation to bulk/well parasitic capacitance
Cpsub Passivation to substrate parasitic capacitance
CTp Total capacitance associated to the passivation
Cfgs Floating gate to source parasitic capacitance
Cfgd Floating gate to drain parasitic capacitance
Cfgb Floating gate to bulk/well parasitic capacitance
Cfgsub Floating gate to substrate parasitic capacitance
CTfg Total capacitance associated to the floating gate node
Ci One of Cps, Cpd, Cpb, or Cpsub
Vi Terminal voltages corresponding to individual Ci
Cj One of Cfgs, Cfgd, Cfgb, or Cfgsub
Vj Terminal voltages corresponding to individual Cj
Second order related parameters
QTCp Trapped charge in passivation
QTCfg Trapped charge in floating gate
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